Demystification of Vedic Multiplication Algorithm
- 1 Metro Railway Electrical Engineering Expert, Lucknow, India
- 2 DPS, Lucknow, India
Abstract
The Vedic multiplication algorithm is a very fast way of oral calculation. However, the basis of the algorithm is not available so far. The present paper demystifies the general Vedic algorithm for multiplication by establishment of foundation of the Vedic algorithm of product finding through end results of conventional multiplication. This novel approach, i.e. , finding algorithm from the end results of conventional calculations may be useful in devising algorithms similar to Vedic in cases of other calculations. Though the availability of cheap calculators made the Vedic Method obsolete, the present trend resurrected Vedic algorithms by their use in the design of computer processors for enhancing speed and performance.
- Tirtha, J.S.B.K. (2013) Vedic Mathematics or Sixteen Simple Mathematical Formulae from the Vedas, Delhi, 40-48.
- Guthrie, G. (1997) Vedic Computation: Redefining Computer Science in the Light of Maharishi Vedic Science, Fiarfield, 195, 210.
- John M. (1998) Muehlman Maharishi’s Vedic Mathematics in Elementary Education: Developing All Knowingness to Improve Affect, Achievement, and Mental Computation, Fiarfield, 58.
- Dhivyadeepa, E. (2014) International Multidisciplinary E-Journal. Vedic Activities in the Skills of Arithmetic, Coimbatore, 9214.
- Kavita and Goyal, U. (2013) Performance Analysis of Various Vedic Techniques for Multiplication. International Journal of Engineering Trends and Technology, 4, 232. http://www.internationaljournalssrg.org
- Benjamin, A. and Shermer, M. (2006) Secrets of Mental Math: The Mathemagician's Guide to Lightning Calculation and Amazing Math Tricks, Three Rivers Press, New York, 138-145.
- Jain, S. and Jagtap, V.S. (2014) Vedic Mathematics in Computer: A Survey. International Journal of Computer Science and Information Technologies, 5, 7458-7459.
- Nishant, G.D. and Mahajan, R. (2017) Ancient Indian Vedic Mathematics Based Multiplier Design for High Speed and Low Power Processor. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 95, 2320-3765.
- Saha, P., Banerjee, A., Dandapat, A. and Bhattacharyya, P. (2011) Vedic Mathematics Based 32-Bit Multiplier Design for High Speed Low Power Processors. International Journal on Smart Sensing and Intelligent Systems, 4, 272-274.
- Fernandes, C. and Borkar, S. (2013) Application of Vedic Mathematics in Computer Architecture. International Journal of Research in Engineering and Science, 1, 40-45.
- Jayakumar, S. and Sumathi, A. (2016) High-Performance FIR Filter Implementation Using Anurupye Vedic Multiplier. Scientific Research Publishing-Circuits and Systems, 7, 3723-3733. http://www.scirp.org/journal/cs
- Kamal, S. and Toor, C.K. (2015) Implementation of Vedic Multiplier in Image Compression Using Discrete Wavelet Transform (DWT) Algorithm. IJSRD—International Journal for Scientific Research & Development, 3, 2259, 2261.
- Magar, V.B. (2013) Area and Speed Wise Superior Multiply and Accumulate Unit Based on Vedic Multiplier. Journal of Engineering Research and Applications, 3, 994-999.