Characterization of a Novel Low-Power SRAM Bit-Cell Structure at Deep Sub-Micron CMOS Technology for Multimedia Applications
- 1
- 2
- 3
Abstract
To meet the increasing demands for higher performance and low-power consumption in present and future Systems-on-Chips (SoCs) require a large amount of on-die/embedded memory. In Deep-Sub-Micron (DSM) technology, it is coming as challenges, e.g., leakage power, performance, data retentation, and stability issues. In this work, we have proposed a novel low-stress SRAM cell, called as IP3 SRAM bit-cell, as an integrated cell. It has a separate write sub-cell and read sub-cell, where the write sub-cell has dual role of data write and data hold. The data read sub-cell is proposed as a pMOS gated ground scheme to further reduce the read power by lowering the gate and subthreshold leakage currents. The drowsy voltage is applied to the cell when the memory is in the standby mode. Further, it utilizes the full-supply body biasing scheme while the memory is in the standby mode, to further reduce the subthreshold leakage current to reduce the overall standby power. To the best of our knowledge, this low-stress memory cell has been proposed for the first time. The proposed IP3 SRAM Cell has a significant write and read power reduction as compared to the conventional 6 T and PP SRAM cells and overall improved read stability and write ability performances. The proposed design is being simulated at VDD = 0.8 V and 0.7 V and an analysis is presented here for 0.8 V to adhere previously reported works. The other design parameters are taken from the CMOS technology available on 45 nm with tOX = 2.4 nm, Vthn = 0.224 V, and Vthp = 0.24 V at T = 27?C.
- K. Zhang (Ed.), “Embedded Memories for Nano-Scale VLSIs,” Integrated Circuits and Systems Series, Springer, 2009.
- International Technology Roadmap for Semiconductors, 2003. http://www.publicitrs.net
- K. M. Kao, W. C. Lee, W. Liu, X. Jin, P. Su, S. K. H. Fung, J. X. An, B. Yu, and C. Hu, “BSIM4 Gate Leakage Model Including Source-Drain Partition,” Proceedings of International Electron Devices Meeting, San Francisco, 10-13 December 2000, pp. 815-818. doi:10.1109/IEDM.2000.904442
- L.-J. Zhang, C. Wu, Y.-Q. Ma, J.-B. Zheng and L.-F. Mao, “Leakage Power Reduction Techniques of 55 nm SRAM Cells,” IETE Technical Review, Vol. 28, No. 2, 2011, pp. 135-145. doi:10.4103/0256-4602.78105
- C.-H. Lo and S.-Y. Huang, “P-P-N Based 10T SRAM Cell for Low-Leakage and Resilient Subthreshold Operation,” IEEE Journal of Solid-State Circuits, Vol. 46, No. 3, 2011, pp. 695-704. doi:10.1109/JSSC.2010.2102571
- K. Flautner, N. S. Kim, S. Martin, D. Blaauw and T. Mudge, “Drowsy Caches: Simple Techniques for Reducing Leakage Power,” Proceedings of 29th Annual International Symposium on Computer Architecture, Anchorage, 25-29 May 2002, pp. 148-157. doi:10.1109/ISCA.2002.1003572
- C. H. Kim, J.-J. Kim, S. Mukhopadhyay and K. Roy, “A Forward Body-Biased Low-Leakage SRAM Cache: Device, Circuit and Architecture Considerations,” IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol. 13, No. 3, 2005, pp. 349-357.
- N. Kr. Shukla, R. K. Singh and M. Pattanaik, “A Novel Approach to Reduce the Gate and Sub-threshold Leakage in a Conventional SRAM Bit-Cell Structure at Deep-Sub Micron CMOS Technology,” International Journal of Computer Applications (IJCA), Vol. 23, No. 7, 2011, pp. 23-28.
- G. Razavipour, A. Afzali-Kusha and M. Pedram, “Design and Analysis of Two Low-Power SRAM Cell Structures,” IEEE Transaction on Very Large Scale Integration (VLSI) Systems, Vol. 17, No. 10, 2009, pp. 1551-1555.