FPGA Design of an Intra 16 × 16 Module for H.264/AVC Video Encoder
- 1
- 2
- 3
- 4
- 5
Abstract
In this paper, we propose novel hardware architecture for intra 16 × 16 module for the macroblock engine of a new video coding standard H.264. To reduce the cycle of intra prediction 16 × 16, transform/quantization, and inverse quantization/inverse transform of H.264, an advanced method for different operation is proposed. This architecture can process one macroblock in 208 cycles for all cases of macroblock type by processing 4 × 4 Hadamard transform and quantization during 16 × 16 prediction. This module was designed using VHDL Hardware Description Language (HDL) and works with a 160 MHz frequency using ALTERA NIOS-II development board with Stratix II EP2S60F1020C3 FPGA. The system also includes software running on an NIOS-II processor in order to implementing the pre-processing and the post-processing functions. Finally, the execution time of our HW solution is decreased by 26% when compared with the previous work.
- T. Wiegand, G. J. Sullivan, G. Bj?ntegaard and A. Luthra, “Overview of the H.264/AVC Video Coding Standard,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, 2003, pp. 560576.
- A. Luthra, G. J. Sullivan and T. Wiegand, “Introduction to the Special Issue on the H.264/AVC Video Coding Standard,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 13, No. 7, 2003, pp. 557559.
- I. Richardson, “H.264 and MPEG4 Video Compression,” John Wiley and Sons Ltd., Chichester, 2003.
- Joint Video Team (JVT) of ITUT VCEG and ISO/IEC MPEG, “Draft ITUT Recommendation and Final Draft International Standard of Joint Video Specification (ITUT Rec. H.264 and ISO/IEC 1449610 AVC),” May 2003.
- G. J. Sullivan and T. Wiegand, “Video Compression― from Concepts to the H.264/AVC Standard,” Proceedings of the IEEE, Vol. 93, No. 1, 2005, pp. 1831.
- Y.W. Huang, B.Y. Hsieh, T.C. Chen and L. G. Chen, “Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder,” IEEE Transactions Circuit and Systems for Video Technology, Vol. 15, No. 3, 2005, pp. 378401.
- ?. Hamzao?lu, ?. Ta?dizen and E. ?ahin, “An Efficient H.264 Intra Frame Coder System Design,” IEEE Transactions on Consumer Electronics, Vol. 54, No. 4, 2008, pp. 19031911.
- K. Suh, S. Park and H. Cho, “An Efficient Hardware Architecture of Intra Prediction and TQ/IQIT Module for H.264 Encoder,” ETRI Journal, Vol. 27, No. 5, 2005, pp. 511524.
- B. Meng, O. C. Au, C.W. Wong and H.K. Lam, “Efficient IntraPrediction Mode Selection for 4 × 4 Blocks in H.264,” Proceedings of International Conference on Multimedia and Expo, Baltimore, 2003, pp. 521524.
- F. Pan, X. Lin, S. Rahardja, K. P. Lim, Z. G. Li, D. Wu and S. Wu, “Fast Mode Decision Algorithm for Intra prediction in H.264/AVC Video Coding,” IEEE Transactions on Circuits and Systems for Video Technology, Vol. 15, No. 7, 2005, pp. 813822.
- B. Meng, O. C. Au, C. W. Wong and H. K. Lam, “Effi cient IntraPrediction Algorithm in H.264,” Proceedings of International Conference on Image Processing, Barcelona, 2003, pp. 837840.
- S. S. Chun, J.C. Yoon and S. Sull, “Efficient Intra Prediction Mode Decision for H.264 Video,” Lecture Notes in Computer Science, Vol. 3767, 2005, pp. 168178.
- H. Loukil, A. Ben Atitallah and N. Masmoudi, “An Efficient FPGA Parallel Architecture for H.264/AVC Intra Prediction Algorithm,” Proceeding of International Conference on Embedded Systems and Critical Applications, Gammarth, Tunisia, 2008, pp. 191196.