A Scalable Model of the Substrate Network in Deep n-Well RF MOSFETs with Multiple Fingers
- 1
- 2
Abstract
A novel scalable model of substrate components for deep n-well (DNW) RF MOSFETs with different number of fingers is presented for the first time. The test structure developed in [1] is employed to directly access the characteristics of the substrate to extract the different substrate components. A methodology is developed to directly extract the parameters for the substrate network from the measured data. By using the measured two-port data of a set of nMOSFETs with different number of fingers, with the DNW in grounded and float configuration, respectively, the parameters of the scalable substrate model are obtained. The method and the substrate model are further verified and validated by matching the measured and simulated output admittances. Excellent agreement up to 40 GHz for configurations in common-source has been achieved.
- J. Liu, L. L. Sun, L. L. Lou, H. Wang and C. McCorkell, “A Simple Test Structure for Directly Extracting Substrate Network Components in Deep N-Well RF CMOS Modeling,” IEEE Electron Device Letters, Vol. 30, No. 11, 2009, pp. 1200-1202.
- J. G. Su, H. M. Hsu, S. C. Wong, C. Y. Chang, T. Y. Huang and J. Y. C. Sun, “Improving the RF Per-formance of 0.18-um CMOS with Deep N-Well Implantation,” IEEE Electron Device Letters, Vol. 22, No. 10, 2001, pp. 481-483.
- K. W. Chew, J. Zhang, K. Shao, W. B. Loh, and S. F. Chu, “Impact of Deep N-Well Implantation on Substrate Noise Coupling and RF Transistor Performance for Sys-tems-on-a-Chip Integration,” Proceeding of the 32nd European Solid-State Device Research Conference, Bologna, 24-26 Sep-tember 2002, pp. 251-254.
- D. Kosaka, M. Nagata, Y. Hiraoka, I. Imanishi, M. Maeda, Y. Murasaka and A. Iwata, “Isolation Strategy Against Substrate Coupling in CMOS Mixed-Signal/RF Circuits,” Symposium on VLSI Circuits Digest of Technical Papers, Kyoto, 16-18 June 2005, pp. 276-279.
- J. Kang, D. Yu, Y. Yang and B. Kim, “Highly Linear 0.18-m CMOS Power Amplifier with Deep-N-Well Structure,” IEEE Journal of Solid-State Circuits, Vol. 41, No. 5, 2006, pp. 1073-1080. doi:10.1109/JSSC.2006.874059
- S. F. W. M. Hatta and N. Soin, “Performance of the Forward-Biased RF LNA with Deep N-Well NMOS Transistor,” Proceeding of International Con-ference on Semiconductor Electronics, Johor Bahru, 25-27 November 2008, pp. 465-469.
- J. Han and H. Shin, “A Scalable Model for the Substrate Resistance in Multi-Finger RF MOSFETs,” IEEE MTT-S International Microwave Symposium Digest, Philadelphia, 8-13 June 2003, pp. 2105-2108.
- Y. Cheng and M. Matloubian, “Parameter Extraction of Accurate and Scaleable Substrate Resistance Components in RF MOS-FETs,” IEEE Electron Device Letters, Vol. 23, No. 4, 2002, pp. 221-223. doi:10.1109/55.992845
- N. Srirattana, D. Heo, H. M. Park, A. Raghavan, P. E. Allen and J. Laskar, “A New Analytical Scalable Substrate Network Model for RF MOS-FETs,” IEEE MTT-S Microwave Symposium Digest, Fort Worth, 6-11 June 2004, pp. 699-702.
- I. M. Kang, S. J. Jung, T. H. Choi, H. W. Lee, G. Jo, Y. K. Kim, H. G. Kim and K. M. Choi, “Scalable Model of Substrate Resistance Components in RF MOSFETs with Bar-Type Body Contact Considered Layout Dimensions,” IEEE Electron Device Letters, Vol. 30, No. 4, 2009, pp. 404-406. doi:10.1109/LED.2009.2014085
- S. P. Voinigescu, M. Tazlauanu, P. C. Ho and M. T. Yang, “Direct Extraction Methodology for Geometry-Scalable RF-CMOS Models,” International Conference on Microelectronic Test Structures, Awaji, 22-25 March 2004, pp. 235-240.