Δ<i>I<sub>DDQ</sub></i> Testing of a CMOS Digital-to-Analog Converter Considering Process Variation Effects
- 1
- 2
- 3
Abstract
In this paper, we present the implementation of a built-in current sensor (BICS) which takes into account the increased background current of defect-free circuits and the effects of process variation on ΔI<sub>DDQ</sub> testing of CMOS data converters. A 12-bit digital-to-analog converter (DAC) is designed as the circuit under test (CUT). The BICS uses frequency as the output for fault detection in CUT. A fault is detected if it causes the output frequency to deviate more than ±10% from the reference frequency. The output frequencies of the BICS for various (MOSIS) model parameters are simulated to check for the effect of process variation on the frequency deviation. A set of eight faults simulating manufacturing defects in CMOS data converters are injected using fault-injection transistors and tested successfully.
- R. Rajsuman, “Iddq Testing for CMOS VLSI,” Artech House, London, 1995.
- A. Srinivas, “IDDQ Testing of a CMOS 10-Bit Charge Scaling Digital-to-Analog Converter,” M.S. Thesis, Louisiana State University, Baton Rouge, 2003.
- P. Nigh and W. Maly, “Test Generation for Current Testing,” Design & Test of Computers, Vol. 7, No. 1, 1990, pp. 26-38.
- A. Keshavarzi, K. Roy and C. F. Hawkins, “Intrinsic Leakage in Low Power Deep Submicron CMOS ICs,” IEEE Proceedings of the 1997 International Test Conference, Washington, 1-6 November 1997, pp. 146-155.
- B. Kruseman, R. Van Veen and K. Van Kaam, “The Future of Delta-IDDQ Testing,” IEEE Proceedings of the 2001 International Test Conference, Baltimore, 30 October-1 Nobember 2001, pp. 101-110.
- R. R. Montanes and J. Figueras, “Estimation of the Defective IDDQ Caused by Shorts in Deep Submicron CMOS ICs,” Proceedings of the Conference on Design Automation and Test in Europe, Paris, 23-26 February 1998, pp. 490-494. doi:10.1109/DATE.1998.655903
- J. Figueras and A. Ferre, “Possibilities and Limitations of IDDQ Testing in Submicron CMOS,” IEEE Transaction Components, Packaging and Manufacturing Technology – Part B, Vol. 21, No. 4, November 1998, pp. 352-359.
- J. R. Vazquez and J. P. de Gyvez, “Built-in Current Sensor for ?IDDQ Testing,” IEEE Journal of Solid-State Circuits, Vol. 39, No. 3, March 2004, pp. 511-518. doi:10.1109/JSSC.2003.822900
- J. R. Vazquez and J. P. de Gyvez, “Built-in Current Sensor for ?IDDQ Testing of Deep Submicron Digital CMOS ICs,” Proceeding of the 22nd IEEE VLSI Test Symposium, Napa Valley, 25-29 April 2004, pp. 53-58. doi:10.1109/VTEST.2004.1299225
- S. Yellampalli and A. Srivastava, “ΔIDDQ Based Testing of Submicron CMOS Digital-to-Analog Converter Circuits,” Journal of Active and Passive Electronic Devices, Vol. 3, No. 3-4, 2008, pp. 341-353.
- S. Yellampalli and A. Srivastava, “ΔIDDQ Testing of CMOS Data Converters,” Journal of Active and Passive Electronic Devices, Vol. 4, No. 1-2, 2009, pp. 63-89.
- M. Keating and D. Meyer, “A New Approach to Dynamic IDD Testing,” IEEE Proceedings of the 1987 International Test Conference, Washington DC, 30 August-3 September 1987, pp. 316-321.
- R. J. Baker, H. W. Li and D. E. Boyce, “CMOS Circuit Design, Layout and Simulation,” IEEE Press, Hoboken, 2003, p. 813.