Linearized Phase Detector Zero Crossing DPLL Performance Evaluation in Faded Mobile Channels
- 1
- 2
Abstract
Zero Crossing Digital Phase Locked Loop with Arc Sine block (AS-ZCDPLL) is used to linearize the phase difference detection, and enhance the loop performance. The loop has faster acquisition, less steady state phase error, and wider locking range compared to the conventional ZCDPLL. This work presents a Zero Crossing Digital Phase Locked Loop with Arc Sine block (ZCDPLL-AS). The performance of the loop is analyzed under mobile faded channel conditions. The mobile channel is assumed to be two path fading channel corrupted by additive white Gaussian noise (AWGM). It is shown that for a constant filter gain, the frequency spread has no effect on the steady state phase error variance when the loop is subjected to a phase step. For a frequency step and under the same conditions, the effect on phase error is minimal.
- F. M. Gardner, “Phaselock Techniques,” 3rd Edition, John Wiley and Sons, Hoboken, 2005.
- Q. Nasir and S. R. Al-Araji, “Optimum Perfromance Zero Crossing Digital Phase Locked Loop using Multi-Sampling Technique,” IEEE International Conference on Electronics, Circuits and Systems, Sharjah, 14-17 December 2003, pp. 719-722.
- Q. Nasir, “Digital Phase Locked Loop with Broad Lock Range Using Chaos Control Technique,” AutoSoft-Intelligent Automation and Soft Computing, Vol. 12, No. 2, 2006, pp. 183-186.
- Q. Nasir, “Extended Lock Range Zero Crossing Digital Phase Locked Loop with Time Delay,” EURASIP Journal on Wireless Communications and Networking, Vol. 2005, No. 3, 2005, pp. 413-418.
- Q. Nasir and S. R. Al-Araji, “Performance Analysis of Zero Crossing DPLL with Linearized Phase detector,” International Journal of Information and Communication Technology, Vol. 1, No. 3, 2009, pp. 45-51.
- W. C. Jakes, “Microwave Mobile Communication,” John Wiley and Sons, Hoboken, 1974.
- Q. Nasir, “Chaos Controlled ZCDPLL for Carrier Recovery in Noisy Channels,” Wireless Personal Communications, Vol. 43, No. 4, December 2007, pp. 1577-1582. doi:10.1007/s11277-007-9328-6
- H. C. Osborne, “Stability Analysis if an Nth Power Phase-Locked Loop—Part I: First Order DPLL,” IEEE Transactions on Communications, Vol. 28, No. 8, 1980, pp. 1343-1354. doi:10.1109/TCOM.1980.1094771
- H. C. Osborne, “Stability Analysis if an Nth Power Phase-Locked Loop—Part II: Second- and Third-Order DPLL’s”, IEEE Transactions on Communications, Vol. 28, No. 8, 1980, pp. 1355-1364. doi:10.1109/TCOM.1980.1094772
- F. Chao, et al., “A Novel Islanding Detection Method Based on Digital PLL for Grid-Connected Converters,” International Conference on Power System Technology, Hangzhou, 24-28 October 2010, pp. 1-5.