Design of Efficient Router with Low Power and Low Latency for Network on Chip
- 1 Department of Electronics and Communication Engineering PSNA College of Engineering and Technology, Dindigul, India
- 2 Department of Computer Science Engineering PSNA College of Engineering and Technology, Dindigul, India
Abstract
The NoC consists of processing element (PE), network interface (NI) and router. This paper proposes a hybrid scheme for Netwok of Chip (NoC), which aims at obtaining low latency and low power consumption by concerning wired and wireless links between routers. The main objective of this paper is to reduce the latency and power consumption of the network on chip architecture using wireless link between routers. In this paper, the power consumption is reduced by designing a low power router and latency is reduced by implementing a on-chip wireless communication as express links for transferring data from one subnet routers to another subnet routers. The average packet latency and normalized power consumption of proposed hybrid NoC router are analyzed for synthetic traffic loads as shuffle traffic, bitcomp traffic, transpose traffic and bitrev traffic. The proposed hybrid NoC router reduces the normalized power over the wired NoC by 12.18% in consumer traffic, 12.80% in AutoIndust traffic and 12.5% in MPEG2 traffic. The performance is also analyzed with real time traffic environments using Network simulator 2 tool.
- Nicopoulos, C., Srinivasan, S., Yanamandra, A., et al. (2010) On the Effects of Process Variation in Network-on-Chip Architectures. IEEE Transactions on Dependable and Secure Computing, 7, 240-254. http://dx.doi.org/10.1109/TDSC.2008.59
- Tran, A.T. and Baas, B.M. (2014) Achieving High-Performance On-Chip Networks With Shared-Buffer Routers. IEEE Transactions on Very Large Scale Integration Systems, 22, 1391-1403.
- Shacham, A., Bergman, K. and Carloni, L. (2008) Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors. IEEE Transactions on Computers, 57, 1246-1260. http://dx.doi.org/10.1109/TC.2008.78
- Chang, M., Cong, J., Kaplan, A., Naik, M., Reinman, G., Socher, E. and Tam. S.W. (2008) CMP Network-on-Chip Overlaid with Multi-Band RF-Interconnect. IEEE 14th International Symposium on High Performance Computer Architecture, Salt Lake City, 16-20 February 2008, 191-202.
- Kumaran, G. and Gokila, S. (2014) Dynamic Router Design for Reliable Communication in NoC. International Journal of Innovative Research in Computer and Communication Engineering, 2, 2806-2814.
- Ranjitha, S., Vijay Bhaskar, B. and Surya Prakash, R. (2012) Design and Verification Eight Port Router for Network on Chip. International Journal of Advanced Research in Computer Engineering & Technology, 1, 42-46.
- Lu, Y., Mccanny, J. and Sezer, S. (2011) Generic Low-Latency NoC Router Architecture for FPGA Computing Systems. IEEE 21st International Conference on Field Programmable Logic and Applications, Chania, 5-7 September 2011, 82-89. http://dx.doi.org/10.1109/FPL.2011.25
- Jiang, G.Y., Li, Z.L., Wang, F. and Wei, S.J. (2015) A Low-Latency and Low–Power Hybrid Scheme for On-Chip Networks. IEEE Transactions on Very Large Scale Integration Systems, 23, 664-677.
- Ancajas, D.M., Bhardwaj, K., Chakraborty, K. and Roy, S. (2015) Wearout Resilience in NoC through an Aging Aware Adaptive Routing Algorithm. IEEE Transactions on Very Large Scale Integration Systems, 23, 369-373.
- He, O., Dong, S.Q., Jang, W., Bian, J.N. and Pan, D.Z. (2012) UNISM: Unified Scheduling and Mapping for General Networks on Chip. IEEE Transactions on Very Large Scale Integration Systems, 20, 1496-1509.
- Lee, T.Y. and Huang, C.H. (2014) Design of Smart Power-Saving Architecture for Network on Chip. VLSI Design, 2014, Article No. 531653. http://dx.doi.org/10.1155/2014/531653
- Nema, R., Raikwar, T. and Suryavanshi, P. (2013) Advance NoC Router with Low Latency & Low Power Consumption by Wormhole Switching. International Journal of Recent Technology and Engineering, 1, No. 6.