Design of Low Power Level Shifter Circuit with Sleep Transistor Using MultiSupply Voltage Scheme
- 1 Department of ECE, Anna University Regional Campus-Madurai, Madurai, India
- 2 K.L.N. College of Engineering, Pottapalayam, Sivagangai, India
Abstract
New low-power Level Shifter (LS) circuit is designed by using sleep transistor with Multi Threshold CMOS (MTCMOS) technique for robust logic voltage shifting from sub-threshold to above- threshold domain. MultiSupply Voltage Design (MSVD) technique is mainly used for energy and speed in modern system-on-chip. In MSVD, level shifters are required to allow different voltage supply to shift from the lower power supply voltage to the higher power supply voltage. This new low-power level shifter circuit is also used for fast response and low leakage power consumption. This low leakage power consumption can be achieved through insertion of sleep transistor and proper transistors sizing. The proposed design efficiently converts 100 mv input signal into 1 v output signal and achieves the power of 2.56 nW by using 90 nm technology.
- Chang, I.J., Kim, J.J. and Roy, K. (2006) Robust Level Converter Design for Sub-Threshold Logic. ACM in Proceedings of the 2006 International Symposium on Low Power Electronics and Design, Tegernsee, 14-19 October 2006, 14-19. http://dx.doi.org/10.1109/lpe.2006.4271800
- Chavan, A. and MacDonald, E. (2008) Ultra Low Voltage Level Shifters to Interface Sub and Super Threshold Reconfigurable Logic Cells. 2008 IEEE Aerospace Conference, 1-8 March 2008, 1-6. http://dx.doi.org/10.1109/AERO.2008.4526473
- Chi, J.C., Lee, H.H., Tsai, S.H. and Chi, M.C. (2007) Gate Level Multiple Supply Voltage Assignment Algorithm for Power Optimization under Timing Constraint. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15, 637-648. http://dx.doi.org/10.1109/TVLSI.2007.898650
- Clark, L.T., Deutscher, N., Demmons, S. and Ricci, F. (2002) Standby Power Management for a 0.18 μm Microprocessor. ACM in Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 12-14 August 2002, 7-12. http://dl.acm.org/citation.cfm?doid=566408.566413
- Corsonello, P., Lanuzza, M. and Perri, S. (2014) Gate-Level Body Biasing Technique for High-Speed Sub-Threshold CMOS Logic Gates. International Journal of Circuit Theory and Applications, 42, 65-70. http://dx.doi.org/10.1002/cta.1838
- Ishihara, F., Sheikh, F. and Nikolic, B. (2004) Level Conversion for Dual-Supply Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12, 185-195. http://dx.doi.org/10.1109/TVLSI.2003.821548
- Hasanbegovic, A. and Aunet, S. (2009) Low-Power Subthreshold to above Threshold Level Shifter in 90 nm Process. IEEE in NORCHIP, Trondheim, 16-17 November 2009, 1-4. http://dx.doi.org/10.1109/norchp.2009.5397793
- Koo, K.H., Seo, J.H., Ko, M.L. and Kim, J.W. (2005) A New Level-Up Shifter for High Speed and Wide Range Interface in Ultra Deep Sub-Micron. IEEE International Symposium on Circuits and Systems, 23-26 May 2005, 1063-1065.
- Lanuzza, M., Corsonello, P. and Perri, S. (2015) Fast and Wide Range Voltage Conversion in MultiSupply Voltage Designs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23, 388-391. http://dx.doi.org/10.1109/TVLSI.2014.2308400
- Lanuzza, M., Corsonello, P. and Perri, S. (2012) Low-Power Level Shifter for Multi-Supply Voltage Designs. IEEE Transactions on Circuits and Systems II, 59, 922-926. http://dx.doi.org/10.1109/TCSII.2012.2231037
- Lin, Y.S. and Sylvester, D.M. (2008) Single Stage Static Level Shifter Designs for Subthreshold to I/O Voltage Conversion. 2008 ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), Banglore, 11-13 August 2008, 197-200.