System-on-Chip Test Data Compression Based on Split-Data Variable Length (SDV) Code
- 1 Department of ECE Research Scholar, Anna University, Chennai, India
- 2 Department of ECE, Vignan University, Guntur, India
- 3 Department of ECE, KCG College of Technology, Chennai, India
Abstract
System-on-a-chips with intellectual property cores need a large volume of data for testing. The large volume of test data requires a large testing time and test data memory. Therefore new techniques are needed to optimize the test data volume, decrease the testing time, and conquer the ATE memory limitation for SOC designs. This paper presents a new compression method of testing for intellectual property core-based system-on-chip. The proposed method is based on new split- data variable length (SDV) codes that are designed using the split-options along with identification bits in a string of test data. This paper analyses the reduction of test data volume, testing time, run time, size of memory required in ATE and improvement of compression ratio. Experimental results for ISCAS 85 and ISCAS 89 Benchmark circuits show that SDV codes outperform other compression methods with the best compression ratio for test data compression. The decompression architecture for SDV codes is also presented for decoding the implementations of compressed bits. The proposed scheme shows that SDV codes are accessible to any of the variations in the input test data stream.
- Reungpeerakul, T. and Kay, D. (2010) Partial-Matching Technique in a Mixedmode BIST Environment. IEEE Transactions on Instrumentation and Measurement, 59, 970-977. http://dx.doi.org/10.1109/TIM.2009.2031458
- Groza, V., Abielmona, R. and Assaf, M.H. (2007) A Self-Reconfigurable Platform for Built-in Self-Test Applications. IEEE Transactions on Instrumentation and Measurement, 56, 1307-1315. http://dx.doi.org/10.1109/TIM.2007.900134
- Kay, D., Chung, S. and Mourad, S. (2005) Embedded Test Control Schemes Using iBIST for SoCs. IEEE Transactions on Instrumentation and Measurement, 54, 956-964. http://dx.doi.org/10.1109/TIM.2005.847349
- Biswas, S., Das, S.R. and Petriu, E.M. (2006) Space Compactor Design in VLSI Circuits Based on Graph Theoretic Concepts. IEEE Transactions on Instrumentation and Measurement, 55, 1106-1118. http://dx.doi.org/10.1109/TIM.2006.876523
- Biswas, S. and Das, S.R. (2006) A Software-Based Method for Test Vector Compression in Testing System-on-a-Chip. IEEE Instrumentation and Measurement Technology Conference Proceedings, Sorrento, 24-27 April 2006, 359-364. http://dx.doi.org/10.1109/imtc.2006.328472
- Zuchowski, P.S., Reynolds, C.B., Grupp, R.J., Davis, S.G., Cremen, B. and Troxel, B. (2002) A Hybrid ASIC and FPGA Architecture. IEEE/ACM International Conference on Computer Aided Design, 10-14 November 2002, 187- 194.
- Abramovici, M., Stroud, C. and Emmert, M. (2002) Using Embedded FPGAs for SoC Yield Improvement. Proceedings of the 39th Design Automation Conference, 10-14 June 2002, 713-724. http://dx.doi.org/10.1109/dac.2002.1012717
- Wilton, S.J.E. and Saleh, R. (2001) Programmable Logic IP Cores in SoC Design: Opportunities and Challenges. IEEE Conference on Custom Integrated Circuits, San Diego, 9 May 2001, 63-66. http://dx.doi.org/10.1109/cicc.2001.929724
- Jas, A., Ghosh-Dastidar, J., Ng, M.-E. and Touba, N.A. (2003) An Efficient Test Vector Compression Scheme Using Selective Huffman Coding. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22, 797-806. http://dx.doi.org/10.1109/TCAD.2003.811452
- Chandra, A. and Chakrabarty, K. (2001) Frequency-Directed Run Length (FDR) Codes with Application to System-on- a-Chip Test Data Compression. Proceedings of the 19th IEEE VLSI Test Symposium, Marina Del Rey, May 2001, 42-47.
- Skopal, T. (2002) ACB Compression Method and Query Preprocessing in Text Retrieval Systems. Proceedings of DATESO 2002, Desna, Czech Republic.