Design of Compact Baugh-Wooley Multiplier Using Reversible Logic
- 1 Department of Electronics and Communication Engineering, College of Engineering, Chennai, India
- 2 Department of Electronics and Communication Engineering, College of Engineering, Chennai, India
Abstract
In today’s digital era, developing digital circuits is bounded by the research towards investigating various nano devices. This paper provides the design of compact Baugh-Wooley multiplier using reversible logic. Even though various researches have been done for designing reversible multiplier, this work is the first in the literature to use Baugh-Wooley algorithm using reversible logic. In this work, a new 5 × 5 reversible multiplier cell is proposed which will be useful in designing Baugh-Wooley multiplier. The proposed single multiplier cell is able to perform addition of a 1 × 1 product with the sum and carry from the previous cell. This reversible multiplier cell is useful in building up regularity in the array multipliers. The Toffoli gate synthesis of the proposed reversible multiplier cell is also given.
- Landauer, R. (1961) Irreversibility and Heat Generation in the Computing Process. IBM Journal of Research and Development, 5, 183-191. http://dx.doi.org/10.1147/rd.53.0183
- Bennett, C.H. (1973) Logical Reversibility of Computation. IBM Journal of Research and Development, 17, 525-532. http://dx.doi.org/10.1147/rd.176.0525
- Perkowski, M., Al-Rabadi, A., Kerntopf, P., Buller, A., Chrzanowska-Jeske, M., Mishchenko, A., Azad Khan, M., Coppola, A., Yanushkevich, S., Shmerko, V. and Jozwiak, L. (2001) A General Decomposition for Reversible Logic. Fifth Reed-Muller Workshop 2001, Starkville, August 2001, 119-138.
- Perkowski, M. and Kerntopf, P. (2001) Reversible Logic. 27th EUROMICRO Conference, Warsaw, Poland, September 2001.
- Bhagyalakshmi, H.R. and Venkatesha, M.K. (2010) An Improved Design of a Multiplier Using Reversible Logic Gates. International Journal on Engineering Science and Technology, 2, 3838-3845.
- Haghparast, M., Jassbi, S.J., Navi, K. and Hashemipour, O. (2008) Design of a Novel Reversible Multiplier Circuit Using HNG Gate in Nanotechnology. World Applied Sciences Journal, 3, 974-978.
- Islam, M.S., et al. (2009) Low Cost Quantum Realization of Reversible Multiplier Circuit. Information Technology Journal, 8, 208-213. http://dx.doi.org/10.3923/itj.2009.208.213
- Rangaraju, H.G., Babu Suresh, A. and Muralidhara, K.N. (2013) Design of Efficient Reversible Multiplier. In: Meghanathan, N., Nagamalai, D. and Chaki, N., Eds., Advances in Computing and Information Technology, Springer, Berlin Heidelberg, 571-579. http://dx.doi.org/10.1007/978-3-642-31600-5_56
- Zhou, R., et al. (2010) Comment on Design of a Novel Reversible Multiplier Circuit using HNG Gate in Nanotechnology. World Applied Sciences Journal, 10, 161-165.
- Feynman, R. (1985) Quantum Mechanical Computers. Optical News, 11, 11-20. http://dx.doi.org/10.1364/ON.11.2.000011
- Fredkin, E. and Toffoli, T. (1982) Conservative Logic. International Journal of Theoretical Physics, 21, 219-253. http://dx.doi.org/10.1007/BF01857727
- Peres, A. (1985) Reversible Logic and Quantum Computers. Physical Review A, 32, 3266-3276. http://dx.doi.org/10.1103/PhysRevA.32.3266
- Mohanty, P. (2012) An Efficient Baugh-Wooley Architecture for Both Signed & Unsigned Multiplication. International Journal of Computer Science & Engineering Technology (IJCSET), 3, No. 4.