Hybrid Segment Approximate Multiplication for Image Processing Applications
- 1 Department of Electronics & Communication Engineering, SNS College of Engineering, Coimbatore, India
- 2 Department of Electronics & Communication Engineering, Sri Ramakrishna Engineering College, Coimbatore, India
Abstract
It is critical in terms of approximate computation errors in VLSI multiplier circuits are increasing with technology scaling. The most common method for fast and energy efficient execution of multiplication result is approximation of operands. But this traditional approximate result is not suitable for image processing applications. This paper proposes the two architectures of high accurate hybrid segment approximate multiplier (HSAM) and enhanced HSAM for image compression. Existing static segment method based approximate multiplier is not suitable for certain accurate applications and dynamic segment method based approximate multiplier is not suitable for cost efficient applications. The proposed work combines the advantages of both static segment method and dynamic segment method to drive the efficiency in accuracy and cost. The proposed approximate multipliers HSAM8 × 8 and EHSAM8 × 8 provide 99.85% and 99.999% accuracy respectively for various inputs. The proposed HSAM consumes less energy with small increase of area overhead. The proposed EHSAM consumes less energy without any area overhead. The proposed HSAM and EHSAM is improved the speed by 40% and 85% compared to the existing SSM8 × 8 technique.
- Shao, B.T. and Li, P. (2015) Array-Based Approximate Arithmetic Computing: A General Model and Applications to Multiplier and Squarer Design. IEEE Transactions on Circuits and Systems I: Regular Papers, 62, 1081-1090.
- Hegde, R. and Shanbhag, N.R. (1999) Energy-Efficient Signal Processing via Algorithmic Noise-Tolerance. Coordinated Science Laboratory University of Illinois, Urbana, IL.
- Babic, Z., Avramovic, A. and Bulic, P. (2011) An Iterative Logarithmic Multiplier. Microprocessors and Microsystems, 35, 23-33.
- Chang, C.-H. and Satzoda, R.K. (2010) A Low Error and High Performance Multiplexer-Based Truncated Multiplier. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18, 1767-1771.
- Jha, R. and Paul, R.K. (2015) Swift and Approximate 8 bit Multiplier for Embedded DSP Applications: A Review. International Journal of Industrial Electronics and Electrical Engineering, 3, 40-52.
- Chippa, V.K., Mohapatra, D., Raghunathan, A., Roy, K. and Chakradhar, S.T. (2010) Scalable Effort Hardware Design: Exploiting Algorithmic Resilience for Energy Efficiency. Proceedings of 47th IEEE/ACM Design Automation Conference (DAC), Anaheim, CA, 13-18 June 2010, 555-560. http://dx.doi.org/10.1145/1837274.1837411
- Mohapatra, D., Karakonstantis, G. and Roy, K. (2009) Significance Driven Computation: A Voltage-Scalable, Variation- Aware, Quality-Tuning Motion Estimator. Proceedings of 14th IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED), San Fancisco, 19-21 August 2009, 195-200. http://dx.doi.org/10.1145/1594233.1594282
- Babic, Z., Avramovic, A. and Bulic, P. (2011) An Iterative Logarithmic Multiplier. Microprocessors and Microsystems, 35, 23-33. http://dx.doi.org/10.1016/j.micpro.2010.07.001
- Kulkarni, P., Gupta, P. and Ercegovac, M. (2011) Trading Accuracy for Power with an Underdesigned Multiplier Architecture. Proceedings of 24th Internatioal Conference on VLSI Design (VLSID), 2-7 January 2011, 346-351. http://dx.doi.org/10.1109/vlsid.2011.51
- Sunil, M. and Harish, B. (2014) High Performance Multiplexer Based Pseudo-Carry Compensation Truncated Muliplier. ISRASE eXplore Digital Library.
- Shetty, D.R. and Patil, S. (2013) Improving Accuracy in Mitchell’s Logarithmic Multiplication Using Iterative Multiplier for Image Processing Application. International Journal of Soft Computing and Engineering (IJSCE), 3, 187-190.