As low power consumption is the main design issue involved in a network on chip (NoC), researchers are concentrating more on both algorithms and architectural approaches. The conventional Dynamic Frequency Scaling (DFS) and history based Frequency Scaling (HDFS) algorithms are utilized to process the energy constrained data traffic. However, these conventional algorithms achieve higher energy efficiencies, and they result in performance degradation due to the auxiliary latency between clock domains. In this paper, we present a variable power optimization interface for NoC using a Finite State Machine (FSM) approach to attain better performance improvement. The parameters are estimated using 45 nm TSMCCMOS technology. In comparison with DFS system, the evaluation results show that FSM-DFS link achieves 81.55% dynamic power savings on the links in the on-chip network, and 37.5% leakage power savings of the link. Also, this proposed work is evaluated for various performance parameters and compared with conventional work. The simulation results are superior to conventional work.
KeywordsNetwork-on-Chip (NoC)Dynamic Frequency Scaling (DFS)Finite State Machines (FSM)
Benini, L. and De Micheli, G. (2002) Networks on Chips: A New SoC Paradigm. Computer, 35, 70-78. http://dx.doi.org/10.1109/2.976921
Martin, A.J. and Nystr?m, M. (2006) Asynchronous Techniques for System-on-Chip Design. Proceedings of the IEEE, 94, 1089-1120. http://dx.doi.org/10.1109/JPROC.2006.875789
Pande, P.P., Grecu, C., Jones, M., Ivanov, A. and Saleh, R. (2005) Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures. IEEE Transactions on Computers, 54, 1025-1040.
Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T. and Jain, S. (2007) An 80-Tile 1.28 TFLOPS Network-on-Chip in 65 nm CMOS. ISSCC 2007 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 1-15 February 2007, 98-99.
Azimi, M., Cherukuri, N., Jayasimha, D.N., Kumar, A., Kundu, P., Park, S., Schoinas, I. and Vaidya, A.S. (2007) Integration Challenges and Tradeoffs for Tera-Scale Architectures. Intel Technology Journal, 11, No. 3. http://dx.doi.org/10.1535/itj.1103.01
Lai, C.Y., Lin, J.H. and Wang, Y.F. (2005) DVFS SoC Architecture and Implementation. SoC Technology Journal, 3, 84-91.
Lee, S.E. and Bagherzadeh, N. (2009) A Variable Frequency Link for a Power-Aware Network-on-Chip (NoC). Integration, the VLSI Journal, 42, 479-485. http://dx.doi.org/10.1016/j.vlsi.2009.01.002
Shang, L., Peh, L.S. and Jha, N.K. (2003) Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. The Ninth International Symposium on High-Performance Computer Architecture, Anaheim, CA, USA, 8-12 February 2003, 91-102.
Huang, Y.S.C., Chou, K.K. and King, C.T. (2013) Application-Driven End-to-End Traffic Predictions for Low Power NoC Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 21, 229-238.
Mahadevan, S., Angiolini, F., Spars?, J., Storgaard, M., Madsen, J. and Olsen, R.G. (2008) A Network Traffic Generator Model for Fast Network-on-Chip Simulation. In: Lauwereins, R. and Madsen, J., Eds., Design, Automation, and Test in Europe, Springer, Netherlands, 173-184. http://dx.doi.org/10.1007/978-1-4020-6488-3_13
Lahiri, K., Raghunathan, A. and Dey, S. (2001) Evaluation of the Traffic-Performance Characteristics of System-on- Chip Communication Architectures. Fourteenth International Conference on VLSI Design, Bangalore, 3-7 January 2001, 29-35. http://dx.doi.org/10.1109/icvd.2001.902636
Sakthivel, E., Malathi, V. and Arunraja, M. (2014) MATHA: Multiple Sense Amplifiers with Transceiver for High performance Improvement in NoC Architecture. Microprocessors and Microsystems, 38, 692-706. http://dx.doi.org/10.1016/j.micpro.2014.06.001
Park, K. and Willinger, W. Eds. (2000) Self-Similar Network Traffic and Performance Evaluation. Wiley, New York, 94-95. http://dx.doi.org/10.1002/047120644X
Huang, Y.S.C., Chou, K.C.K., King, C.T. and Tseng, S.Y. (2010) NTPT: On the End-to-End Traffic Prediction in the On-Chip Networks. 47th ACM/IEEE Design Automation Conference, Anaheim, CA, 13-18 June 2010, 449-452.
Wiklund, D. and Liu, D. (2003) SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems. International Parallel and Distributed Processing Symposium, Nice, France, 22-26 April 2003, 1530-2075. http://dx.doi.org/10.1109/ipdps.2003.1213180
Mishra, A.K., Das, R., Eachempati, S., Iyer, R., Vijaykrishnan, N. and Das, C.R. (2009) A Case for Dynamic Frequency Tuning in On-Chip Networks. Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, New York, 12-16 December 2009, 292-303. http://dx.doi.org/10.1145/1669112.1669151
Chow, T.S. (1978) Testing Software Design Modeled by Finite-State Machines. IEEE Transactions on Software Engineering, 4, 178-187. http://dx.doi.org/10.1109/TSE.1978.231496
Ducange, P., Marcelloni, F. and Antonelli, M. (2014) A Novel Approach Based on Finite-State Machines with Fuzzy Transitions for Nonintrusive Home Appliance Monitoring. IEEE Transactions on Industrial Informatics, 10, 1185- 1197.
Ziv, J. and Lempel, A. (1978) Compression of Individual Sequences via Variable-Rate Coding. IEEE Transactions on Information Theory, 24, 530-536.
Lee, D. and Yannakakis, M. (1996) Principles and Methods of Testing Finite State Machines—A Survey. Proceedings of the IEEE, 84, 1090-1123. http://dx.doi.org/10.1109/5.533956
Dally, W.J. and Towles, B. (2001) Route Packets, Not Wires: On-Chip Interconnection Networks. IEEE Proceedings of the Design Automation Conference, Yokohama, Japan, 30 January-2 February 2001, 684-689. http://dx.doi.org/10.1109/dac.2001.935594
Cassel, S., Howar, F., Jonsson, B. and Steffen, B. (2014) Learning Extended Finite State Machines. In: Giannakopoulou, D. and Salaün, G., Eds., Software Engineering and Formal Methods, Springer International Publishing, Gewerbestrasse, 250-264. http://dx.doi.org/10.1007/978-3-319-10431-7_18
Schiefer, P., McWilliam, R. and Purvis, A. (2013) Creating a Self-Configuring Finite State Machine out of Memory Look-Up Tables. Procedia CIRP, 11, 363-366. http://dx.doi.org/10.1016/j.procir.2013.07.030
Gupta, S., Pareek, V., Jain, S. and Jain, D. (2014) Realization of Sequential Reversible Circuit from Finite State Machine. International Computer Science and Engineering Conference (ICSEC), Khon Kaen, 30 July-1 August 2014, 458-463.
Wang, J., Qian, Y., Lu, J., Li, B., Zhu, M. and Dou, W. (2014) Designing Voltage-Frequency Island Aware Power-Efficient NoC through Slack Optimization. 2014 International Conference on Information Science and Applications (ICISA), Seoul, 6-9 May 2014, 1-4.
Talwar, B., Kulkarni, S. and Amrutur, B. (2009) Latency, Power and Performance Trade-Offs in Network-on-Chips by Link Microarchitecture Exploration. 22nd International Conference on VLSI Design, New Delhi, 5-9 January 2009, 163-168.
Jafarzadeh, N., Palesi, M., Khademzadeh, A. and Afzali-Kusha, A. (2014) Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 22, 675-685.
Volos, S., Seiculescu, C., Grot, B., Pour, N.K., Falsafi, B. and De Micheli, G. (2012) CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers. 6th IEEE/ACM International Symposium on Networks on Chip (NoCS), Copenhagen, 9-11 May 2012, 67-74.
Nowka, K.J., Carpenter, G.D., MacDonald, E.W., Ngo, H.C., Brock, B.C., Ishii, K.I., Nguyen, T.Y. and Burns, J.L. (2002) A 32-Bit PowerPC System-on-a-Chip with Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling. IEEE Journal of Solid-State Circuits, 37, 1441-1447.
Brock, B. and Rajamani, K. (2003) Dynamic Power Management for Embedded Systems. Proceedings of the IEEE International SOC Conference, COEX ASEM Hall, Seoul Korea, 17-20 September 2003, 1-25.
Dhiman, G. and Rosing, T.S. (2007) Dynamic Voltage Frequency Scaling for Multi-Tasking Systems Using Online Learning. Proceedings of the 2007 International Symposium on Low Power Electronics and Design, Portland, 27-29 August 2007, 207-212. http://dx.doi.org/10.1145/1283780.1283825
Borkar, S. (2007) Thousand Core Chips: A Technology Perspective. Proceedings of the 44th Annual Design Automation Conference, San Diego, 4-8 June 2007, 746-749. http://dx.doi.org/10.1145/1278480.1278667
Bishop, C.M. (2006) Pattern Recognition. Machine Learning. Springer, New York.
Hemani, A., Jantsch, A., Kumar, S., Postula, A., Oberg, J., Millberg, M. and Lindqvist, D. (2000) Network on a Chip: An Architecture for Billion Transistor Era. Proceeding of the IEEE NorChip Conference, Vol. 31.
Samman, F.A., Hollstein, T. and Glesner, M. (2008) Multicast Parallel Pipeline Router Architecture for Network-on- Chip. Proceedings of the Conference on Design, Automation and Test in Europe, Munich, 10-14 March 2008, 1396- 1401.
Kumar, A.S., Kumar, M.P., Murali, S., Kamakoti, V., Benini, L. and De Micheli, G. (2012) A Buffer-Sizing Algorithm for Network-on-Chips with Multiple Voltage-Frequency Islands. Journal of Electrical and Computer Engineering, 2012, Article ID: 537286.
Sakthivel, E., Malathi, V. and Arunraja, M. (2015) A New Simulator Based on Multi Core Processor with Improved Sense Amplifier. Journal of Circuits, Systems and Computers, 24, 1550141. http://dx.doi.org/10.1142/S0218126615501418
Palesi, M. and Daneshtalab, M. (2014) Routing Algorithms in Networks-on-Chip. Springer, Berlin. http://dx.doi.org/10.1007/978-1-4614-8274-1
Coenen, M., Murali, S., Ruadulescu, A., Goossens, K. and De Micheli, G. (2006) A Buffer-Sizing Algorithm for Networks on Chip Using TDMA and Credit-Based End-to-End Flow Control. Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis, Seoul, 22-25 October 2006, 130-135. http://dx.doi.org/10.1145/1176254.1176287
Synopsys, Inc. (1986) Mountain View, CA. http://www.synopsys.com
Woo, S.C., Ohara, M., Torrie, E., Singh, J.P. and Gupta, A. (1995) The SPLASH-2 Programs: Characterization and Methodological Considerations. ACM SIGARCH Computer Architecture News, 23, 24-36.