Analysis of Reduced Switch Topology Multilevel Inverter with Different Pulse Width Modulation Technique and Its Application with DSTATCOM
- 1 Department of Electrical and Electronics Engineering, R.M.D. Engineering College, Anna University, Chennai, India
- 2 Department of Electrical and Electronics Engineering, R.M.D. Engineering College, Anna University, Chennai, India
Abstract
Multilevel inverter has played a vital role in medium and high power applications in the recent years. In this paper, Reduced Switch Count Multi Level Inverter structure (RSCMLI) topology is presented with different pulse width modulation techniques. The harmonic level analysis is carried out for the reduced switch count multilevel inverter with the different PWM technique such as with Alternate Phase Opposition Disposition (APOD) method, In Phase Disposition (IPD) method and multi reference pulse width modulation method for five level, seven level , nine level and eleven level inverter. The simulation results are compared with the cascaded H Bridge Multi Level Inverter (CHBMLI). The nine level RSCMLI inverter with APOD method is used for the Distribution Static Synchronous Compensator (DSTATCOM) application in the nonlinear load connected system for power factor improvement. The result shows that the harmonic level and the number of switches required for RSCMLI is reduced compared to CHBMLI. RSCMLI employed in DSTATCOM improves the power factor and harmonic level of the system when it is connected to the nonlinear load.
- Rahin, N.A., Chaniago, K. and Selvaraj, J. (2011) Single-Phase Seven Level Grid Connected Inverter for Photovoltaic System. IEEE Transactions on Industrial Electronic, 58, 2435-2443. http://dx.doi.org/10.1109/TIE.2010.2064278
- Diyoke, G.C. and Ekwe, O.A. (2014) Design and Simulation of Single-Phase Multilevel Inverter Fed Asynchronous Motor Drive with Less Number of Circuit Components Topology. International Journal of Scientific & Engineering Research, 5, 413-421.
- Rajan, P., Vijayakumar, R. and Nachiappan, A. (2015) Implementation of Multilevel Inverter with Minimum Number of Switches for Different PWM Techniques. Recent Advances in Circuits, Systems and Automatic Control, 48, 110- 120.
- Kumar, K., Ranjan, A., Bhatnagar, P., Sahu, L.K. and Jain, S. (2016) Multilevel Inverter Topologies with Reduced Device Count: A Review. IEEE Transactions on Power Electronics, 31, 135-151.
- Karaca, H. (2013) A Novel Topology for Multilevel Inverter with Reduced Number of Switches. Proceedings of the World Congress on Engineering and Computer Science, 1, 23-25.
- Rodriguez, J., Lai, J.-S. and Fang, Z.P. (2002) Multilevel Inverters: A Survey of Topologies, Controls and Applications. IEEE Transactions on Industrial Electronics, 49, 724-738. http://dx.doi.org/10.1109/TIE.2002.801052
- Rajalkshmi, S., Rangarajan, P., Gowthami, D.K. and Kavitha, M.S. (2015) Analysis of Multilevel Inverter for STAT- COM Using Fuzzy Controller for Power Factor Improvement. Australian Journal of Basic and Applied Sciences, 9, 175-186.
- Ananth, A., Mahesh Babu, B., Ravi Srinivas, L. and Tulasi Ram, S.S. (2015) Multilevel Inverter Hybrid DSTATCOM Topology for Power Quality Improvement. International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 4, 7863-7877.
- Dhal, P.K. and Asir Rajan, C.C. (2010) Intelligence Controller for STATCOM Using Cascaded Multilevel Inverter. Journal of Engineering Science and Technology Review, 3, 65-69.
- Rajmadhan, D., Kuppuswamy, A. and mariaraja, P. (2014) Three Phase 11-Level Single Switch Cascaded Multilevel Inverter. The International Journal of Engineering and Science (IJES), 3, 19-25.
- Chang, Y., Wian, C., Crow, M.L., Prekarek, S. and Atcitty, S. (2006) A Comparison of Diode-Clamped and Cascaded Multilevel Converters for a STATCOM with Energy Storage. IEEE Transactions on Industrial Electronics, 53, 477- 485.