Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics with Bit Reduction Technique
- 1 Department of EEE, Velalar College of Engineering and Technology, Erode, India
- 2 Department of Information Technology, Bannari Amman Institute of Technology, Sathyamangalam, India
Abstract
Vedic mathematics is the system of mathematics followed in ancient Indian and it is applied in various mathematical branches. The word “Vedic” represents the storehouse of all knowledge. Because using Vedic Mathematics, the arithmetical problems are solved easily. The mathematical algorithms are formed from 16 sutras and 13 up-sutras. But there are some limitations in each sutra. Here, two sutras Nikhilam sutra and Karatsuba algorithm are considered. In this research paper, a novel algorithm for binary multiplication based on Vedic mathematics is designed using bit reduction technique. Though Nikhilam sutra is used for multiplication, it is not used in all applications. Because it is special in multiplication. The remainder is derived from this sutra by reducing the remainder bit size to N-2 bit. Here, the number of bits of the remainder is constantly maintained as N-2 bits. By using Karatsuba algorithm, the overall structure of the multiplier is designed. Unlike the conventional Karatsuba algorithm, the proposed algorithm requires only one multiplier with N-2 bits only. The speed of the proposed algorithm is improved with balancing the area and the power. Even though there is a deviation in lower order bits, this method shows larger difference in higher bit lengths.
- Vasantha Kandasamy, W.B. and Smarandache, F. (2006) Vedic Mathematics—“Vedic” or “Mathematics”: A Fuzzy & Eutrosophic Analysis. Automaton, Los Angels.
- Kumar, V. (2009) Analysis, Verification and FPGA Implementation of Vedic Multiplier with BIST Capability. Thesis, Thapar University, Patiala.
- Singh, A. (2010) Design and Hardware Realization of a 16 Bit Vedic Arithmetic Unit. Thesis, Thapar University, Patiala.
- Sriraman, L. and Prabakar, T.N. (2012) Design and Implementation of Two Variable Multiplier Using KCM and Vedic Mathematics. First International Conference on Recent Advances in Information Technology RAIT, Kolkata, March, 782-787.
- Sree Nivas, A. and Kayalvizhi, N. (2012) Implementation of Power Efficient Vedic Multiplier. International Journal of Computer Applications, 43, 21-24.
- Kokila, S., Ramadhurai, A. and Sarah, L. (2012) VHDL Implementation of Fast 32X32 Multiplier Based on Vedic Mathematics. International Journal of Engineering Technology and Computer Applications, 2, 46-50.
- Vedavathi, K. and Sitamaha Lakshmi, T. (2012) An Iterative Binary Multiplication Algorithm Using Nikhilam Sutra. International Journal of Current Research, 4, 187-190.
- Mishra, N. and Haveliya, A. (2013) An Advancement in the N×N Multiplier Architecture Realization via the Ancient Indian Vedic Mathematics. International Journal of Electronics Communication and Computer Engineering, 4, 544- 548.
- Anju (2013) Performance Comparison of Vedic Multiplier and Booth Multiplier. International Journal of Engineering and Advanced Technology (IJEAT), 2, 336-339.
- Badal Sharma, S. (2013) Design and Hardware Implementation of 128-Bit Vedic Multiplier. International Journal for Advance Research in Engineering and Technology, 1, 10-14.
- Chidgupkar, P.D. and Karad, M.T. (2004) The Implementation of Vedic Algorithms in Digital Signal Processing. Global Journal of Engineering Education, 8, 153-158.
- Manikandan, S.K. and Palanisamy, Dr.C. (2016) Design Of Binary Vedic Multiplier Based on Nikhilam Sutra Using Bit-Reduction Algorithm. Sylwan, 160, 106-117.
- Bhavani, P.Y., Chokkakula, G., Reddy, S.P. and Samhitha, N.R. (2014) Design of Low Power and High Speed Modified Carry Select Adder for 16bit Vedic Multiplier. International Conference on Information Communication and Embedded Systems (ICICES), Madras, 27-28 February 2014, 1-4.