Design and Analysing the Various Parameters of CMOS Circuit’s under Bi-Triggering Method Using Cadence Tools
- 1 Department of ECE, SNS College of Technology, Coimbatore, India
- 2 Government College of Technology, Coimbatore, India
- 3 Department of ECE, SNS College of Technology, Coimbatore, India
Abstract
Reducing the power and energy required by the device/circuit to operate is the main aim of this paper. Here the new design is implemented to reduce the power consumption of the device using the triggering pulses. The proposed triggering method uses a complementary MOS transistor (pMOS and nMOS) as a voltage divider and ground leakage suppressor ( i.e. ); these designs are named as Trig01 and Trig10 designs. In Trig01 design the pair of CMOS is placed in the voltage divider part; similarly in Trig10 design the pair of CMOS is placed at the ground leakage suppressor part. Standard CMOS gates like NOT, NAND, NOR, EX-OR etc. are designed with these technologies and these gates are designed with 180 nm technology file in the cadence tool suite; compared to the normal CMOS gates, the Bi-Trig gate contains 4 inputs and 2 outputs. The two extra inputs are used as Bi-Trig control signaling inputs. There are 2 control inputs and thus 2 2 = 4 combination of controlling is done ( i.e. ); both pMOS and nMOS are ON, both pMOS and nMOS are OFF, pMOS ON and nMOS OFF and pMOS ON and nMOS ON. Depending on the usage of the circuit, the mode of operation is switched to any one of the combination. If the output of the circuit is not used anywhere in the total block, that specified circuit can be switched into idle mode by means of switched OFF both the pMOS and nMOS transistor in the control unit. This reduces the leakage current and also the power wastage of the circuits in the total block. Bi-Trig controlled circuit reduces the power consumption and leakage power of the circuit without affecting a performance of the circuits.
- Kaizerman, A., Fisher, S. and Fish, A. (2013) Subthreshold Dual Mode Logic. IEEE Transactions on Very Large Scale Integration System, 21, 979-983. http://dx.doi.org/10.1109/TVLSI.2012.2198678
- Bol, D., Ambroise, R., Flandre, D. and Legat, J.D. (2008) Analysis and Minimization of Practical Energy in 45 nm Subthreshold Logic Circuits. IEEE International Conference on Computer Design, Lake Tahoe, 12-15 October 2008, 294-300.
- Calhoun, B.H., Wang, A. and Chandrakasan, A. (2005) Modeling and Sizing for Minimum Energy Operation in Subthreshold Circuits. IEEE Journal of Solid-State Circuits, 40, 1778-1786. http://dx.doi.org/10.1109/JSSC.2005.852162
- Alioto, M. (2012) Ultralow Power VLSI Circuit Design Demystified and Explained: A Tutorial. IEEE Transactions on Circuits Systems I, 59, 3-29. http://dx.doi.org/10.1109/TCSI.2011.2177004
- Chang, M.H, Hsieh, C.Y., Chen, M.W. and Hwang, W. (2015) Logical Effort Models with Voltage and Temperature Extensions in Super-/Near-/Sub-Threshold Regions. 2011 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, 25-28 April 2011, 1-4.
- Kwong, J. and Chandrakasan, A.P. (2006) Variation-Driven Device Sizing for Minimum Energy Sub-Threshold Circuits. Proceedings of the 2006 International Symposium on Low Power Electronics and Design, Bavaria, 4–6 October 2006, 8-13. http://dx.doi.org/10.1145/1165573.1165578
- Levi, Kaizerman, A. and Fish, A. (2012) Low Voltage Dual Mode Logic: Model Analysis and Parameter Extraction Excepted Elsevier. Microelectronics Journal, 12, 1778-1786.
- Liu, X., Zheng, Y., Phyu, M.W., Endru, F.W., Navaneethan, V. and Zhao, B. (2012) An Ultra-Low Power ECG Acquisition and Monitoring ASIC System for WBAN Applications. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2, 60-70. http://dx.doi.org/10.1109/JETCAS.2012.2187707
- Markovic, D., Wang, C.C., Alarcon, L.P. and Rabaey, J.M. (2010) Ultralow Power Design in Near-Threshold Region. Proceedings of the IEEE, 98, 237-252. http://dx.doi.org/10.1109/JPROC.2009.2035453
- Morgenshtein, E.G., Friedman, Ginosar, R. and Kolodny, A. (2010) Unified logical Effort-A Method for Delay Evaluation and Minimization in Logic Paths with Interconnect. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18, 689-696. http://dx.doi.org/10.1109/TVLSI.2009.2014239
- Pu, Y, de Gyvez, J.P. and Corporaal, H. (2009) An Ultralowenergy/Frame Multi-Standard JPEG Co-Processor in 65 nm CMOS with Sub/Near-Threshold Power Supply. 2009 IEEE International Solid-State Circuits Conference, San Francisco, 8-12 February 2009, 146-147.