Research ArticleOpen AccessGoogle Scholar indexed
Polymorphic Computing: Definition, Trends, and a New Agent-Based Architecture
- 1
- 2
- 3
Circuits and Systems·Volume 02 (2011)·Pages 358–364·Published 17 October 2011·DOI10.4236/cs.2011.24049
Copy link · social · email
Abstract
Polymorphic computing is widely seen as next evolutionary step in designing advanced computing architectures. This paper presents a brief history of reconfigurable and polymorphic computing, and highlights the recent trends and challenges. A novel polymorphic architecture featuring programmable memory event triggers and a new concept of control agents is proposed. This architecture can provide dynamic load balancing, distributed control, separated memory and processing fabrics, configurable memory blocks, and task-optimized computation.
KeywordsPolymorphic ComputingReconfigurable ComputingAgentsProcessing Fabric
- D. Harris, “Skew-Tolerant Circuit Design,” Morgan Kaufmann Publishers, Waltham, 2001.
- G. Estrin, “Organization of Computer Systems—The Fixed Plus Variable Structure Computer,” Proceedings of the Western Joint Computer Conference, New York, 3-5 May 1960, pp. 33-40.
- G. Estrin, “Reconfigurable Computer Origins: The UCLA Fixed-Plus Variable (F+V) Structure Computer,” IEEE Annals of the History of Computing, Vol. 24, No. 4, 2002, pp. 3-9. doi:10.1109/MAHC.2002.1114865
- M. A. Baker and V. J. Coli, “The PAL20RA10 Story— The Customization of a Standard Product,” IEEE Micro, Vol. 6, No. 5, 1986, pp. 45-60. doi:10.1109/MM.1986.304713
- R. Freeman, Configurable Electrical Circuit Having Configurable Logic Elements and Configurable Interconnects, US Patent No. 4,870,302, 26 September 1989.
- A. Agarwal, “Raw Computation,” Scientific American, Vol. 281, No. 2, pp. 60-63. doi:10.1038/scientificamerican0899-60
- M. B. Taylor, et al., “The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs,” IEEE Micro, Vol. 22, No. 2, 2002, pp. 25-35. doi:10.1109/MM.2002.997877
- R. Ho, K. W. Mai and M. A. Horowitz, “The Future of Wires,” Proceedings of the IEEE, Vol. 89, No. 4, 2001, pp. 490-504. doi:10.1109/5.920580
- K. Mai, T. Paaske, N. Jayasena, R. Ho, W. J. Dally and M. Horowitz, “Smart Memories: A Modular Reconfigurable Architecture,” Proceedings of the 27th International Symposium on Computer Architecture, Vancouver, 14 June 2000, pp. 161-171.
- A. Firoozshahian, A. Solomatnikov, O. Shacham, Z. Asgar, S. Richardson, C. Kozyrakis and M. Horowitz, “A Memory System Design Framework: Creating Smart Memories,” Proceedings of the 36th Annual International Symposium on Computer Architecture, New York, 2009, pp. 406-417.
- M. Herlihy and J. E. B. Moss, “Transactional Memory: Architectural Support for Lock-Free Data Structures,” Proceedings of the 20th Annual Symposium on Computer Architecture, San Diego, 16-19 May 1993, pp. 289-300. doi:10.1109/ISCA.1993.698569
- D. Burger, S. W. Keckler, K. S. McKinley, M. Dahlin, L. K. John, C. Lin, C. R. Moore, J. Burrill, R. G. McDonald and W. Yoder, “Scaling to the End of Silicon with EDGE Architectures,” IEEE Computer, Vol. 37, No. 7, 2004, pp. 44-55.
- R. McDonald, D. Burger, S.W. Keckler, K. Sankaralingam and R. Nagarajan, “TRIPS Processor Reference Manual,” Technical Report, Department of Computer Sciences, The University of Texas at Austin, Austin, 2005.