Research ArticleOpen AccessGoogle Scholar indexed
New Approach of QoS Metric Modeling on Network on Chip
CES Laboratory, ENIS, Tunisia
- 1 CES Laboratory, ENIS, Tunisia
International Journal of Communications, Network and System Sciences·Volume 04 (2011)·Pages 351–355·Published 12 May 2011·DOI10.4236/ijcns.2011.45040
Copy link · social · email
Abstract
This paper presents a new NoC QoS metrics modeling shaped on mesh architecture. The new QoS model is based on the QoS parameters. The goal of this work is to quantify buffering requirements and packet switching techniques in the NoC nodes by analyzing some QoS metrics such as End-to-End delays (EEDs) and packet loss. This study is based on simulation approach of a 4 × 4 mesh NoC behavior under multimedia communication process. It proposes a study of NoC switching buffer size avoiding packet drop and minimizing EED. Mainly, we focus on percent flit losses due to buffer congestion for a network loading. This leads to identify the optimal buffer size for the switch design. The routing approach is based on the Wormhole Routing method.
KeywordsNoCQoSEnd-to-End DelayPacket LossThroughput
- International Sematech, “International Technology Road- map for Semiconductors,” 2006. http://public.itrs.net
- T. Bjerregaard and S. Mahadevan, “A Survey 0f Research and Practice of Network on Chip,” ACM Computing Survey, Vol. 38, March 2006, pp. 1-51. doi:10.1145/1132952.1132953
- J. Kim, D. Park, Ch. Nicopoulos, N. Vijaykrishnan and R. Chita. Das, “Design and Analysis of an NoC Architecture from Performance, Reliability and Energy Perspective,” ACM symposium on Architecture for networking and communications systems, Princeton, NJ, USA, 2005, pp. 173-182, ISBN: 1-59593-082-5.
- S. Murali, M. Coenen, A. Radulescu, K. Goossens and G. De Micheli, “A Methodology for Mapping Multiple Use-Cases onto Networks on Chips,” Conference on design, automation and test in Europe, Munich, Germany, 2006, pp. 118-123, ISBN:3-9810801-0-6.
- E. Rijpkema, K. Goossens and A. Radulescu, “Tradeoffs in the Design of a Router With Both Guaranteed And Best-Effort Services for Networks on Chip,” Conference on design, automation and test in Europe (DATE’03), March 2003, pp. 350-355.
- C. Grecu, A. Ivanov, P. Pande, A. Jantsch, E. Salminen, U. Ogras and R. Marculescu, “Towards Open Network-on-Chip Benchmarks,” First International Symposium on Networks-on-Chip (NOCS’07), IEEE Computer Society, May 2007, pp. 205-213.
- H. Gyu Lee, N. Chang, U. Y. Ogras and R. Marculescu, “On-Chip Communication Architecture Exploration: A Quantitative Evaluation of Point to Point, Bus, and Network-on-Chip Approaches,” ACM transaction on Design Automation of Electronic Systems, Vol. 12, No. 3, August 2007, pp. 1-20.
- A. Helali and S. Nasri, “Network on Chip Switch Scheduling Approach for QoS and Hardware Resources Adaptation,” International Journal of Computer Sciences and Engineering Systems (IJCSES), Vol. 3, No. 1, 2009, pp. 29-35.
- T. Samak, E. Al-Shaer and H. Li, “QoS Policy Modeling and Conflict Analysis,” IEEE Workshop on policy for distributed systems and networks, 2008, pp. 19-26.
- R. P. Liu, G. J. Sutton and I. B. Collings, “A New Queuing Model for QoS Analysis of IEEE 802.11 DCF with Finite Buffer and Load,” IEEE Transaction on Wireless Communications, Vol. 9, No. 8, 2010, pp. 2664- 2675. doi:10.1109/TWC.2010.061010.091803
- V. X. Tran and H. Tsuji, “A Survey and Analysis on Semantics in QoS for Web Services,” International Conference on advanced information networking and applications, October 2009, pp. 1-19.