Research ArticleOpen AccessGoogle Scholar indexed
True Random Bit Generator Using ZCDPLL Based on TMS320C6416
Department of Electrical and Computer Engineering College of Engineering, University of Sharjah, Sharjah, UAE
- 1 Department of Electrical and Computer Engineering College of Engineering, University of Sharjah, Sharjah, UAE
International Journal of Communications, Network and System Sciences·Volume 02 (2009)·Pages 258–266·Published 15 July 2009·DOI10.4236/ijcns.2009.24028
Copy link · social · email
Abstract
A True Random Binary Generator (TRBG) based on a zero crossing digital phase-locked loop (ZCDPLL) is proposed. In order to face the challenges of using the proposed TRBG in cryptography, the proposed TRBG is subjected to the AIS 31 test suite. The ZCDPLL operate as chaotic generator for certain loop filter gains and this has been used to generate TRBs. The generated binary sequences have a good autocorrelation and cross-correlation properties as seen from the simulation results. A prototype of TRBG using ZCDPLL has been developed through Texas Instruments TMS320C6416 DSP development kit. The proposed TRBG successfully passed the AIS 31 test suit.
KeywordsTrue Random Binary SequenceZero Crossing Digital Phase Locked LoopSpreading SequencesCryptographyTMS320C64x
- T. Kohda and A. Tsuneda., “Chaotic bit sequences for stream cipher cryptography and their correlation functions,” Proceedings of SPIE’s International Symposium on Information, Communications and Computer Technology, Applications and Systems, Vol. 2612, pp. 86-97, 1995.
- M. Drutarovsk and P. Galajda, “Chaos based true random number generator embedded in a mixed-signal reconfigurable hardware,” Journal of Electrical Engineering, Vol. 57, pp. 218-225, April 2006.
- J. C. Sprott, “Chaos and time-series analysis,” Oxford University Press, 2003.
- N. Sajeeth, K. Philip, and J. Babu, “Chaos for stream cipher,” http://uk.arxiv:org/PScache/cs/pdf/0102012v1.pdf.
- R. Matthews, “On the derivation of a chaotic encryption,” Vol. 8, pp. 29-49, January 1989.
- N. Masuda and K. Aihara, “Cryptosystems with discretized chaotic maps,”. IEEE Transactions on Circuits and Systems, Vol. 49, pp. 28-40, January 1999.
- S. Tao, W. Ruili, and Y. Yixun, “The theoretical design for a class of new chaotic feedback stream ciphers,” Acta Eletronica Sinica, Vol. 27, pp. 47-50, July 1999.
- W. Lindsay and C. M Chie, “A survey of digital phase locked loops,” IEEE Proceedings, Vol. 69, pp. 410-431, April 1981.
- G. Hsieh and C. Hung, “Phase locked loops–A survey,” IEEE Transactions on Industrial Electronics, Vol. 43, pp. 609-615, December 1996.
- Q. Nasir, “Chaotic behavior of first order zero crossing digital phase locked loop,” 2004 IEEE Asia-Pacific Conference on Circuits and Systems, pp. 977-980, 2004.
- AIS 31, “Functionality classes and evaluation methodology for true (physical) random number generators ver 3.1,” Bundesmat fur Sicherheir in der Information technik (BSI), Bon, Germany, September 2001.
- M. E. Yalcin, J. K. Suykens, and J. Vandewalle, “True random bit generation from a double scroll attractor,” IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, Vol. 51, pp. 1395-1404, July 2004.
- Texas Instrument, TMS320C6416 DSP Starter Kit (DSK), http://focus.ti.com/docs/prod/folders/print/tms320c6416.html.
- H. C. Osborne, “Stability analysis of an nth power digital phase-locked loop–Part I: First-order DPLL,” IEEE Trans-actions on Communications, Vol. 28, No. 8, pp. 1343-1354, 1980.
- D. Croker and J. Schiller, “Randomness recommendations for security,” Request for Comments 1750, 1994. http://www.ietf.org/rfc/rfc1750.txt.