Research ArticleOpen AccessGoogle Scholar indexed
Fixed Point Iteration Chaos Controlled ZCDPLL
Electrical and Computer Engineering Department, University of Sharjah, Sharjah, UAE
- 1 Electrical and Computer Engineering Department, University of Sharjah, Sharjah, UAE
International Journal of Communications, Network and System Sciences·Volume 09 (2016)·Pages 535–544·Published 11 November 2016·DOI10.4236/ijcns.2016.911042
Copy link · social · email
Abstract
The stable operation of first and second order Zero Crossing Digital Phase Locked Loop (ZCDPLL) is extended by using a Fixed Point Iteration (FPI) method with relaxation. The non-linear components of ZCDPLL such as sampler phase detector and Digital Controlled Oscillator (DCO) lead to unstable and chaotic operation when the filter gains are high. FPI will be used to stabilize the chaotic operation and consequently extend the lock range of the loop. The proposed stabilized loop can work in higher filter gains which are needed for faster signal acquisition.
KeywordsNon-Uniform SamplingDigital Phase Locked LoopsZero Crossing DPLLChaos Control
- Lindsay, W. and Chie, C.M. (1981) A Survey of Digital Phase Locked Loops. IEEE Proceeding, 69, 410-431. http://dx.doi.org/10.1109/PROC.1981.11986
- Al-Araji, S.R., Hussain, Z.M. and Al-Qutayri, M.A. (2006) Digital Phase Lock Loops: Architectures and Applications. Kluwer Academic Publishers (Springer), Netherlands. http://dx.doi.org/10.1007/978-0-387-32864-5
- Nasir, Q. (2015) FIR Digital Filter Based ZCDPLL for Carrier Recovery. International Journal of Electronics, 103, 736-746. http://dx.doi.org/10.1080/00207217.2015.1046501
- Nasir, Q. and Al-Araji, S. (2011) Linearized Phase Detector Zero Crossing DPLL Performance Evaluation in Faded Mobile Channels. Circuits and Systems, 2, 139-144. http://dx.doi.org/10.4236/cs.2011.23021
- Lee, J. and Un, C. (1982) Performance Analysis of Digital Tanlock Loop. IEEE Transactions on Communications, 30, 2398-2411. http://dx.doi.org/10.1109/TCOM.1982.1095407
- Hussain, Z.M. and Boashash, B. (2002) The Time-Delay Digital Tanlock Loop: Performance Analysis in Additive Gaussian Noise. Journal of the Franklin Institute, 339, 4360. http://dx.doi.org/10.1016/S0016-0032(01)00059-X
- Sarkar, B.C., De Sarkar, S.S. and Banerjee, T. (2014) Nonlinear Dynamics of a Class of Digital Tan-Lock Loops with Non-Ideal Phase Detector. Signal Processing, 104, 311-318. http://dx.doi.org/10.1016/j.sigpro.2014.04.008
- Nasir, Q. and Al-Araji, S. (2009) Performance Analysis of Zero Crossing DPLL with Linearized Phase Detector. International Journal of Information and Communication Technology, 1.
- Al-Araji, S., Mezher, K. and Nasir, Q. (2013) First-Order Digital Phase Lock Loop with Continuous Locking. 5th International Conference on Computational Intelligence, Communication Systems and Networks, Madrid, 5-7 June 2013, 414-417. http://dx.doi.org/10.1109/cicsyn.2013.30
- Nasir, Q. and Al-Araji, S. (2013) Performance Evaluation of Sigma Delta Zero Crossing DPLL. The IEEE International Conference on Electronics, Circuits, and Systems, 11-14 December 2011, Beirut.
- Nasir, Q. (2005) Extended Lock Range Zero-Crossing Digital Phase-Locked Loop with Time Delay. EURASIP Journal on Wireless Communications and Networking EURASIP JWCN, 3, 413-418. http://dx.doi.org/10.1155/wcn.2005.413
- Nasir, Q. (2004) Chaotic Behaviour of First Order Zero Crossing Digital Phase Locked Loop. IEEE Asia-Pacific Conference on Circuits and Systems, 977-980. http://dx.doi.org/10.1109/apccas.2004.1413044